Abstract SRAM stability during word line disturb (access disturb) is becoming a key constraint for V,, scaling 111. Figure 1 illustrates the access disturb mechanism. In this paper we present a design methodology for $RAM stability during access disturb. In this methodology, the SRAM Access Disturb Margin (ADM) is defined as the ratio of the magnitude of the critical current to maintain SRAM stability ( I c~m ) to the sigma of ICKIT. Using ADM as a figure of merit, this methodology enables one to project the cell stability margin due to process variations, e.g. V, variation, during design of a SRAM cell. Using statistical analysis, the required stability margin for an application requirement such as array size and available redundancy can be estimated. Direct cell probing and m a y test can be used to verify that the stability target is met. SRAM Stability Margin Parameter Static [voltage] noise margin, as measured by the opening in the butterfly curve (Fig. 2 ) has often been used as a metric for SRAM stability [2]. Two drawbacks of the static noise margin are the inability to measure it with automatic inline testers and the inability to generate statistical information on SRAM fails. Alternatively, the SRAM "N-curve" [3] provides a way to satisfy both needs. Inline parametric testem can measure the voltage and the current on one intemal node of the same test structure used for the butterfly curve.
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Measured and simulated N-curves with both the word line and bit line held at VDU are shown in Figures 3 and 4 . In Fig. 4 , intercept I is determined by the SRAM pull down to transfer ritio (SRAM p ratio), while intercept 2 is related to the pull down to pull up relative strength (inverter p ratio). With the bit line held at VOO , if intercept I crosses intercept 2 when the word line tums on, the SRAM cell flips; mrtking the cell unstable during word line disturb. The delta between intercept 1 and 2 can thus be interpreted as thc static noise margin, or the critical voltage to maintain the SRAM stability (VCRIT). One can also characterize the cell stability by the peak current (IcRm). or the total area of the "barrier height" between intercept I and 2 in the unit of power (P,-R,T). As seen in Fig. 4 , all three measures of stability are degraded when process variation is included in the simulation. We have confirmed by a Monte Carlo simulation that bits that fail due to VT variation have margin parameters equal to zero. 
SRAM Design for Stability Methodology
To obtain the stability margin, we start with the canonical form:
in which x, can be any parameter whose variation is of interest. In this work we focus on the VT variation as the first order effect (x,=V,,). We find that no specific VT correlation between transistors in an SRAM cell best describes the data, but one should note that some correlation could be expected depending on the cell layout details. The total vanation of the margin parameter is given by: Figure 7 illustrates the concept in a two-dimensional plot. In Fig. 7 , the dotted lines represent the probability contours, and the solid lines represent the margin parameter as a measurement function. The portion of the distribution with margin less than 0 is considered 0-7803-9058-X/05/$20.00 02005 IEEE 21 unstable. The number of unit vectors from point A (the nominal point) to point B (the tangential point) gives the ADM in the unit of sigma. If the margin parameter is a completely linear function of the VT's, (3) is an exact measure of the number of sigmas in the distribution. To verify the theory, one can either simulate the Ncurve or apply direct SPICE simulation along the path from A to E. Indeed, Table 1 shows excellent agreement between both simulations with time-domain circuit simulation failing right after point B. Due to the linear behavior of IcruT, the ADM predicted by (3) is within 5% of the simulations along the path from A to B.
As a design guideline, a look-up table can be generated by assuming that the VT distribution is Gaussian and the failing bits follow a Poisson distribution. Table 2 prescribes the relationship between the required ADM, the m a y size, the stability-limited yield, and the required redundancy. As an example, a chip with IM array without redundancy will need an ADM of 5.2 for 90% stability-limited yield. Table 3 shows an example of using the proposed ADM methodology for design iteration. One can quickly assess the stability using ADM by adjusting SRAM design parameters. Using Tables 2 and 3, one can decide between design solutions and technology solutions to satisfy a final product stability requirement.
SRAM Stability Verification
The designed SRAM stability can be verified by the ICRIT distribution in parametric test as shown in Fig. 8 . The center and the spread of the distribution give the ADM of the cell. The proposed methodology is confirmed by the strong correlation of the lCm and the pull-down VT mismatch (Fig. 9) . Parametric test provides the advantages of feedback early in the BEOL processing and diagnosis of layout sensitivities. However, this measurement can not be performed on an array and thus does not capture the within array variation. A desirable functional test technique should provide the flexibility for stability test at a small functional block so one can increase the block size as the yield improves. Lower VDD increases the sensitivity to stability fails, but for small arrays the required Voo reduction creates peripheral circuit fails. This problem can be overcome by suppressed " a y VDD test. Lowering only the array VDo creates the maximum disturb because the storage charge is reduced while the disturb vohage is kept constant. Figure 10 shows the characteristics of stability fails in a 0.5M SRAM block. The good agreement between the measurement and the Monte Carlo simulation is another confirmation of the proposed ADM methodology. To extract the SRAM stability margin from Fig. 10 , one should note that the y-axis intercept, where VDD,my=VDD,pen, is an indication of the ADM.
Conclusion
We present a methodology that enables the design and verification of SRAM cells for stability. in this methodology, we define a figure of merit for stability, the Access Disturb Margin (ADM). hRrr is used as the critical parameter due to its linear behavior with respect to VT variation. The ADM is defined as the ratio of the magnitude of I,,, 
